 In this paper, the performance of a self-powered unipolar gate driver supply circuit for power devices is studied, with the aim of analyzing the viability of using such circuits in high voltage applications with discrete components. A simplified model of the circuit, capturing the essential features, is proposed, from which practical design guidelines are provided to optimize the overall circuit performance. These design guidelines allow a proper component selection that can result in significant improvements in the circuit performance. Experimental results of typical parameters characterizing the turn-on and turn-off transients, including the turn-on and turnoff energy loss, are provided for a wide range of current values and different gate resistances. The results are compared to those obtained using a conventional gate driver power supply.
INTRODUCTION
In many power electronics applications, the topologies involved include a number of power switches. Each power switch requires a gate driver and the corresponding gate driver power supply (GDPS), in many cases with galvanic isolation. The conventional use of external GDPS (EGDPS) often involves small dc-dc power supplies with highfrequency transformers. These solutions present drawbacks such as finding an appropriate dc voltage source to extract the energy, the size of the circuits itself, or even electromagnetic compatibility issues, since the voltage of large conductor surfaces oscillates at high frequency with respect to ground, introducing common mode electromagnetic paths through the gate drive circuitry where significant current may flow, affecting its performance.
Bootstrap power supplies based on the charge pump concept are an alternative [1] , [2] . But, again, an appropriate dc voltage source to extract the energy is needed. Additionally, there is no galvanic isolation between the highpower stage and the low-power dc voltage source, and these circuits introduce functionality limitations such as (in a halfbridge configuration): top-side switch GDPS is dependent on bottom-side switch control, no permanent on state of the top switch is possible, no permanent off state of the bottom switch is possible (both switches cannot be off permanently), and there is a minimum on time of the bottom switch to charge the top switch GDPS capacitance. Several self-powered supply circuits connected across the power switch overcoming the above limitations are proposed in the literature. In [3] , for instance, a resonant circuit topology is employed. In [4] - [8] , topologies that can be monolithically integrated within the main power switch are investigated. Fig. 1 presents one of such topologies. Metaloxide semiconductor field-effect transistors (MOSFETs) of the same technology and voltage rating (600 V CoolMOS) are considered here as the main (S m ) and auxiliary (S a ) devices. Currently, no commercial power switch with an integrated GDPS circuit is available. Nowadays, a viable use of these circuits in most applications calls for a discrete component implementation. This paper investigates the performance of such circuit when implemented with discrete components, and its design optimization, to determine the feasibility of using it in high voltage applications.
The paper is organized as follows. Section II reviews the operation principle of the circuit. Section III presents the circuit design guidelines and design optimization, from the analysis of a simple model of the circuit. Section IV presents the analysis of the experimental performance of two proposed designs as compared to the performance of a conventional EGDPS. Finally, Section V outlines the conclusions.
II. GATE DRIVER POWER SUPPLY OPERATION PRINCIPLE
In the circuit of Fig. 1 , capacitor C s stores the energy necessary to power the main power switch S m gate driver. When the current i m is positive at the S m turn-off transition, this energy is obtained from the energy that is otherwise lost during this transition. If i m is not positive, the energy will be obtained from the dc voltage source connected across the switch during its off state, with a low conversion efficiency (equal to V Cs /V dc ) for high dc-source voltages (V dc ). Thus, this circuit is especially interesting in applications with i m > 0 at S m turn-off. During the turn-off process, part of the current initially flowing through the main switch flows through the auxiliary switch S a charging capacitor C s . The zener diode D z , polarized by diode D p , limits the value of v Cs and the blocking diode D b prevents the discharging of C s when S m is on. In a discrete implementation of the GDPS circuit, it is convenient to replace D p by a resistor R p to better control the polarizing current thorough D z .
S m and S a typically share the resulting turn-off loss.
III. CIRCUIT DESIGN

A. General Considerations
The performance of the selected circuit varies significantly depending on the component selection, especially in high voltage applications. The main goal is to achieve the capacitor C s recharge as fast as possible during turn-off, while the main switch voltage v ds_m is still low, to maximize the efficiency of the charging process.
The auxiliary device S a is selected to be of the same device technology and voltage rating as S m . At the beginning of the S m turn-off transient, S a turns-on mainly due to the current flowing through the parasitic capacitances C dg_a and C gs_a . Therefore, a high C dg_a /C gs_a ratio is desired, to avoid a significant increase of v ds_a before the charging process begins. Alternatively, an external capacitor can be added to increase C dg_a , but its value will be limited by the maximum effective output capacitance (across d m and s m ) of the circuit in Fig. 1 for the application (this constraint is typical if zero voltage switching at turn-on is pursued). Switch S a average current will be typically very low, since it is only conducting during the turn-off transients, although it may have to withstand a significant peak current during the charging process.
Diodes D z and D b , and capacitor C s are low voltage components. It is desired that the zener current of D z be as low as possible in order to minimize the losses in the polarization resistor R p (replacing D p in Fig. 1 ). A Schottky diode is a meaningful choice for D b .
B. Auxiliary Circuit Model
The performance of the circuit is strongly dependent on the design of the red loop in Fig. 1 . This loop can be modeled as a series RLC circuit with a diode, as shown in Fig. 2 .
The variables in Fig. 2 are defined as
where V z is the zener voltage, V th_Sa is the gate-to-source conduction threshold voltage of S a , V th_Db is the conduction threshold voltage of D b , G m is the transconductance of S a , R Db is the equivalent series on resistance of D b , R Cs is the equivalent series resistance of C s , L Sa is the parasitic source inductance of S a , L Db is the parasitic inductance of D b , L Cs is the parasitic inductance of C s , and L layout is the loop parasitic inductance. The circuit in Fig. 2 , omitting the diode, is governed by the second-order differential equation
with three possible solutions:
2) Critically damped solution ( =  0 ):
and A, B, C, D, E, F are constant values dependent on the boundary conditions. The initial value of the charging current is i e (0) = 0. The initial value of its first derivative is i
where v Ce (0) is the value of v Cs at the beginning of the turnoff process. In all three possible cases, i e (t) first increases and then falls towards zero. During this stage, since i e (t)  0, the solutions of (2) also describe the behavior of the circuit in Fig. 2 , which includes an ideal diode.
As the channel of S m closes, the portion of the current that can not flow through the S m and S a channels will flow through the parasitic capacitances of S m and S a , increasing voltages v ds_m and v ds_a , therefore decreasing the efficiency of the recharging process. Thus, it is desirable that the auxiliary circuit produces a recharge of the GDPS capacitor C s as fast as possible.
C. Design Optimization
In order to avoid an exponential decay of the current at the end of the charging process, with small but positive values of the current when v ds_m has already reached its off state value, therefore producing significant losses at S a , especially in high voltage applications, it is better to operate the circuit in the underdamped mode. In this case, the current will quickly reach a zero value, defining the end of the recharging process.
The diode in Fig. 2 will then prevent the current from oscillating around zero as usual in the underdamped mode.
From (5)- (8), to produce an underdamped recharge process as fast as possible, it is clear that R e and C e must take a minimum value, therefore guaranteeing that  <  0 and maximizing the value of  c . An appropriate selection of S a , D b and capacitor C s will produce a minimum value of R e . To minimize the value of C e = C s , the maximum zener voltage value possible, defined by the maximum input voltage rating of the gate driver, will have to be selected. This is because 
where Q g is the gate charge of S m , Q loss is the charge lost in the gate driver, and V gs_min is the minimum gate-to-source voltage of S m in on state. Fig. 3 shows the variation of  c as a function of L e in a particular case (R e = 250 m, C e = 22 nF). The curve presents a maximum at  . (10) This is the optimum value of the equivalent inductance, from the point of view of recharging time, which will be typically much lower than the parasitic value in a discrete component implementation. Therefore, better performance should be expected from an implementation within a module or a monolithically integrated implementation.
In Fig. 4 , the waveforms of i e and v Ce are plotted for several values of L e . As can be seen, the duration of the charging process (period of time where i e > 0) decreases as the value of L e decreases. The minimum value is obtained for L e = 1 nH. For lower values of inductance, the circuit enters into the overdamped mode, and i e decays exponentially over a long period of time. This extended period where i e > 0 will produce significant losses since v ds_m will have reached its permanent off state value. On the other hand, it is interesting to note that in the underdamped condition, voltage v Ce reaches a value beyond the threshold voltage for which S a starts to conduct in the off state. This extra charge injected into C e will allow to feed the gate driver during the off state with S a off and therefore avoiding the low conversion efficiency of the recharging process at the S m off state under high v ds voltages. As it can be observed in Fig. 4 , there is a tradeoff between the recharging time and the amount of extra charge injected; i.e., large values of L e will lead to significant extra charge and long recharging times while small values of L e will lead to short recharging times and small extra charge.
The duration of the charging process can be estimated as  .
(11) In general, a good performance of the circuit (no increase in the turn-off losses compared to the EGDPS case) will be achieved roughly if T charge is lower than the turn-off transition time (time for v ds_m to rise plus time for i m to fall) with an EGDPS at the maximum load current value. This is a conservative design guideline. IV.
EXPERIMENTAL RESULTS
The performance of the IGDPS circuits designed has been evaluated in the topology presented in Fig. 5 . A 600 V, 46 A CoolMOS device is selected as the main power MOSFET. A 1200 V, 15 A SiC Schottky diode is connected across the boost inductor. The circuit is initially operated with a conventional EGDPS. The EGDPS generates a driving voltage V s = 12 V. Then, the EGDPS is replaced by the IGDPS in Fig. 1 (replacing D p by resistor R p ) , and two possible designs are tested (IGDPS1 and IGDPS2). The components of these two designs are specified in Table I , and their equivalent circuit parameters are specified in Table II . Two values of the gate resistance are employed: R g = 10  and R g = 5 . Fig. 6 depicts a burst of switching transitions at low i L current levels for both IGDPS designs. The GDPS capacitor voltage v Cs decreases at turn-on to charge the gate of S m and is recharged at turn-off. Voltage v Cs oscillation is larger in the case of IGDPS2 (17 V versus 4 V, approximately), because a higher zener voltage and lower capacitance C s have been selected. It is interesting to note that in the case of IGDPS1, and after the turn-off transition, v Cs reaches a value lower than the value corresponding to a permanent off state (the initial value in Fig. 6(a) ). This means that after the turn-off transition, capacitor C s will continue to be charged through S a , because it has not yet reached the final steady-state value. Since during this process v ds_m = V dc , the efficiency of this final charge stage will be low, especially for high V dc voltages. Instead, in the case of IGDPS2, at the end of the turn-off transition voltage v Cs reaches a value higher than the initial. An extra charge is injected into C s , that will allow powering the gate driver during the off state for a period of time before the polarizing branch of the circuit in Fig. 1 forces S a to conduct a current to recharge C s . This significantly improves the overall efficiency of the circuit. Fig. 7 presents detailed turn-off waveforms at i L = 6 A. In the case of IGDPS1, since the maximum current that the auxiliary circuit can take is lower than 3 A and T charge is too high, a current tail appears at the end of the turn-off transition, significantly increasing the turn-off losses (92 J) in comparison with the EGDPS case (27 J). In IGDPS2, the performance clearly improves, producing a total turn-off loss of 38 J. Note that the current fall time in Fig. 7(d) is similar to the current fall time in Fig. 7(b) , despite using a higher value of the gate resistance. An IGDPS has an effect of speeding up the turn-off transition compared to an EGDPS with the same value of R g . Fig. 8 presents detailed turn-off waveforms at i L = 20 A. At high currents, IGDPS1 does not perform well because S a cannot properly turn-on during the S m turn-off transient. At the beginning of the turn-off process, the current that stops flowing through the S m channel exceeds the maximum current that can flow through C s , according to the analysis of the equivalent circuit in Fig. 2 . The excess in current will have to flow through the parasitic capacitances of the circuit (S m , S a , D…). In particular, the current flowing through the parasitic capacitances of S a will have to flow through D z . On one hand, part of the current will flow through C dg_a and D z .
On the other hand, part of the current will flow through C ds_a , C gs_a , and D z . The later path will produce a decrease of the S a gate charge, delaying the turn-on of S a , which will occur after the S m turn-off transient has already finished (C gs_a will be recharged slowly through R p ). In the case of IGDPS2, instead, due to a higher current limit through C s , the recharge of C s is accomplished satisfactorily before the end of the switching transition, producing a total turn-off loss lower than in the EGDPS with the same value of R g . This reduction in turn-off loss is due to the reduction of the current fall time that the IGDPS produces as compared with an EGDPS. Fig. 9 presents the results of the turn-on and turn-off performance of all cases tested. Several parameters are plotted as a function of the switched current i L to characterize these two switching transitions. For the turn-on transition, the parameters are:
For the turn-off transition, the parameters are:
3) E off : Energy lost from v gs_m = 10.8 V to i T = 0. The turn-on transition is much faster with an IGDPS, because the effective GDPS voltage for turn-on is higher than with an EGDPS (V s = 12 V), producing lower turn-on losses. For instance, the effective V s in the case of IGDPS2 has a value in between 12 V and 30 V. If a slower turn-on transition is desired to avoid current spikes, R g can be increased.
With regard to the turn-off transition, it is interesting to note that the IGDPS2 design presents lower E off than the EGDPS design at R g = 10  due to lower values of t f . However, this advantage is lost as we reduce the value of R g (speeding up the turn-off transition). Another drawback of the IGDPS is that t d(off) presents a higher value and a wider variation than in the EGDPS case, which may increase the complexity in determining blanking times for complementary commutation of switches.
In the IGDPS1 case, E off has been computed up until v Cs reaches 95 % of its final steady-state value at the S m off state, due to the lack of enough precision in the current measurement. A real value of E off higher than those presented in Fig. 9 should be expected.
V. CONCLUSION
In this paper, the performance of a self-powered unipolar gate driver supply circuit for power devices has been studied, with the aim of analyzing the viability of using such circuits in high voltage applications with discrete components. A simplified model of the heart of the circuit has been proposed, from which simple design guidelines have been provided to optimize the overall circuit performance. These design guidelines allow a proper component selection that can result in significant improvements in the design performance. In particular, the performance of the circuit can be significantly improved if modular (devices interconnected within a module) or integrated circuits are used [5] , due to the reduction of the equivalent inductance L e to values close to the optimum.
The performance of the circuit is satisfactory if turn-off transitions at a moderate speed and current levels are desired.
ACKNOWLEDGMENT
The authors would like to thank Prof. Fred Wang, Prof. Khai Ngo, and Zhiyu Shen for helpful discussions related to this paper. 
